VLSI array processors implementation of block-state IIR digital filters

A. Tawfik; F. El-Guibaly; P. Agathoklis

VLSI array processors implementation of block-state IIR digital filters

A. Tawfik
, F. El-Guibaly
, P. Agathoklis

University of Victoria BC

Research output: Contribution to journal › Conference article › peer-review

1 Scopus citations

Abstract

In this paper, an efficient (in the AT and AT² senses) systolic implementation of state-space realization of the IIR digital filters is presented. The technique used is based on block-state description in which the state update matrix is full. The new implementation has significantly reduced number of processor elements while simultaneously maintaining a high input sampling rate.

Original language	English
Pages (from-to)	267-270
Number of pages	4
Journal	Proceedings - IEEE International Symposium on Circuits and Systems
Volume	4
State	Published - 1994
Externally published	Yes
Event	Proceedings of the 1994 IEEE International Symposium on Circuits and Systems. Part 3 (of 6) - London, England Duration: 30 May 1994 → 2 Jun 1994

Cite this

@article{cfa419c0ef094baf95254b513b1ea1a7,

title = "VLSI array processors implementation of block-state IIR digital filters",

abstract = "In this paper, an efficient (in the AT and AT2 senses) systolic implementation of state-space realization of the IIR digital filters is presented. The technique used is based on block-state description in which the state update matrix is full. The new implementation has significantly reduced number of processor elements while simultaneously maintaining a high input sampling rate.",

author = "A. Tawfik and F. El-Guibaly and P. Agathoklis",

year = "1994",

language = "English",

volume = "4",

pages = "267--270",

journal = "Proceedings - IEEE International Symposium on Circuits and Systems",

issn = "0271-4310",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

note = "Proceedings of the 1994 IEEE International Symposium on Circuits and Systems. Part 3 (of 6) ; Conference date: 30-05-1994 Through 02-06-1994",

}

TY - JOUR

T1 - VLSI array processors implementation of block-state IIR digital filters

AU - Tawfik, A.

AU - El-Guibaly, F.

AU - Agathoklis, P.

PY - 1994

Y1 - 1994

N2 - In this paper, an efficient (in the AT and AT2 senses) systolic implementation of state-space realization of the IIR digital filters is presented. The technique used is based on block-state description in which the state update matrix is full. The new implementation has significantly reduced number of processor elements while simultaneously maintaining a high input sampling rate.

AB - In this paper, an efficient (in the AT and AT2 senses) systolic implementation of state-space realization of the IIR digital filters is presented. The technique used is based on block-state description in which the state update matrix is full. The new implementation has significantly reduced number of processor elements while simultaneously maintaining a high input sampling rate.

UR - https://www.scopus.com/pages/publications/0028594150

M3 - Conference article

AN - SCOPUS:0028594150

SN - 0271-4310

VL - 4

SP - 267

EP - 270

JO - Proceedings - IEEE International Symposium on Circuits and Systems

JF - Proceedings - IEEE International Symposium on Circuits and Systems

T2 - Proceedings of the 1994 IEEE International Symposium on Circuits and Systems. Part 3 (of 6)

Y2 - 30 May 1994 through 2 June 1994

ER -

VLSI array processors implementation of block-state IIR digital filters

Abstract

Other files and links

Fingerprint

Cite this