Abstract
A new array processor implementation of IIR digital filter is proposed with high input sampling rate which is not limited by the speed of the processor elements involved. The proposed implementation is based on the quasi-block state-space description of IIR digital filter corresponding to the case of parallel combination of second-order sections. Performance comparison (in terms of hardware complexity and speed) of the proposed implementation with another existing implementation is also presented.
| Original language | English |
|---|---|
| Pages | C2 |
| State | Published - 1998 |
| Externally published | Yes |
| Event | Proceedings of the 1998 15th National Radio Science Conference (NRSC '98) - Cairo, Egypt Duration: 24 Feb 1998 → 26 Feb 1998 |
Conference
| Conference | Proceedings of the 1998 15th National Radio Science Conference (NRSC '98) |
|---|---|
| City | Cairo, Egypt |
| Period | 24/02/98 → 26/02/98 |
Fingerprint
Dive into the research topics of 'VLSI array processor implementation of quasi-block state-space IIR digital filters'. Together they form a unique fingerprint.Cite this
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver