Skip to main navigation Skip to search Skip to main content

Assessment of Leakage Current Reduction Techniques for Si-Stacked Nanosheet Transistor at 3-nm Node and Beyond

  • Zewail City of Science and Technology
  • Arab Academy for Science, Technology and Maritime Transport

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

This study explores how different methods of reducing leakage current affect the performance of Si nanosheet field effect transistors (NS-FETs) at sub-3-nm technology nodes. We examine the impact of punch-through stopper (PTS) and bottom dielectric isolation (BDI) techniques on lattice temperature of the device and stress induced in the channel. We use a new simulation method that combines quantum-mechanically corrected Monte Carlo (MC) simulation and calibrated drift-diffusion. The TCAD model is calibrated with the most recent experimental data available in the literature. At the same node technology, our research revealed an increase by 44 K in lattice temperature due to the BDI scheme compared to the PTS scheme. The study also revealed a decrease by 88% in the channel stress, and a reduction in the ON-current by 18%. The PTS schemes suffer from the short channel effects (SCEs) compared to the BDI structures.

Original languageEnglish
Title of host publicationNILES 2024 - 6th Novel Intelligent and Leading Emerging Sciences Conference, Proceedings
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages46-49
Number of pages4
ISBN (Electronic)9798350378511
DOIs
StatePublished - 2024
Event6th IEEE Novel Intelligent and Leading Emerging Sciences Conference, NILES 2024 - Giza, Egypt
Duration: 19 Oct 202421 Oct 2024

Publication series

NameNILES 2024 - 6th Novel Intelligent and Leading Emerging Sciences Conference, Proceedings

Conference

Conference6th IEEE Novel Intelligent and Leading Emerging Sciences Conference, NILES 2024
Country/TerritoryEgypt
CityGiza
Period19/10/2421/10/24

Keywords

  • Nanosheet FET (NS-FET)
  • bottom dielectric isolation
  • self-heating effect (SHE)
  • stress

Fingerprint

Dive into the research topics of 'Assessment of Leakage Current Reduction Techniques for Si-Stacked Nanosheet Transistor at 3-nm Node and Beyond'. Together they form a unique fingerprint.

Cite this